EMSOFT, New York, 14/10/2019

#### Will My Program Break on This Faulty Processor? **Formal Analysis of Hardware Fault Activations in Concurrent Embedded Software** Levente Bajczi<sup>1</sup>, András Vörös<sup>1,2</sup>, Vince Molnár<sup>1,2</sup> <sup>1</sup> FTSRG, Budapest University of Technology and Economics <sup>2</sup> MTA-BME Lendület Cyber-physical Systems Research Group



Budapest University of Technology and Economics Department of Measurement and Information Systems FTSRG Research Group



#### **Authors & Acknowledgments**



**Acknowledgments.** The research reported in this paper was partially supported by the BME – Artificial Intelligence FIKP grant of EMMI (BME FIKP-MI/SC) and the Nemzeti Tehetség Program, Nemzet Fiatal Tehetségeiért Ösztöndíj 2018 (NTP-NFTÖ-18).

ftsrg











#### Motivation



Forbidden: r1 = 2 && r2 = 1

Happens ~80 times in a billion runs

Undetected for **3 years** after release





### **Theoretical Question**

If I have a processor with some known problem...

...but I plan to ever run only a single application on it

#### Will My Program Break on This Faulty Processor?

- Sounds similar to concurrency issues
  - Nondeterministic activation hard to catch
  - **<u>But:</u>** activation of HW fault vs. coding error
  - Programmer's **assumptions** are violated
    - ...and most analysis tools' assumptions as well



- A Memory Consistency Model (MCM) defines
  - How to order memory operations
  - Issued asynchronously by CPU cores
  - To serialize them for the shared memory





Litmus test: Illustrates the guarantees of an MCM



- A Memory Consistency Model (MCM) defines
  - How to order memory operations
  - Issued asynchronously by CPU cores
  - To serialize them for the shared memory



Litmus test: Illustrates the guarantees of an MCM





- A Memory Consistency Model (MCM) defines
  - How to order memory operations
  - Issued asynchronously by CPU cores
  - To serialize them for the shared memory



ftsra



- A Memory Consistency Model (MCM) defines
  - How to order memory operations
  - Issued asynchronously by CPU cores
  - To serialize them for the shared memory





# Foundations: TriCheck

C. Trippel et al: *TriCheck*: *Memory Model Verification at the Trisection of Software, Hardware, and ISA*, ASPLOS 2017

- Formal verification of MCM implementations
  - Specification: C11 memory model
- Method: check feasibility of forbidden outcomes of litmus tests
  - Analyzes dependencies between pipeline stages of different operations
    - Compiler
    - Virtual Memory
    - Instruction Set Architecture (ISA)
    - Hardware implementation
- Applied on early RISC-V design and revealed 100+ problems







## **Faulty Processors are with Us**

- Multi-core CPU
  - Memory consistency models are **complex** and hard to get right
  - Concurrency-related issues are hard to catch
- Examples (related to MCM):
  - ARM Read-Read Hazard (recall the first slide)
  - Early version of RISC-V (revealed by TriCheck)
    - Same address load occasionally reordered (can be fixed from compiler)
    - Lack of cumulative lightweight/heavyweight fences (must change ISA)
    - Some faults can be kept dormant by rewriting software
- Custom, purpose-built microprocessors (ASIC)
  - Mass produced from customer-specified designs

#### **Use Cases**

I bought 100 000 processors and they turn out to be faulty...

# ...but I use it in an embedded system with only one program.

#### Customer ⊗

- Return to vendor?
  - I provided the design...
- Fix from software?
  - Which part is affected?
  - Is it affected in the first place?
  - What would be a good patch?

Vendor 😕

- Produce another 100 000?
  - What if it can be fixed from SW?
- I have to provide tooling
  - To diagnose programs
  - Locate fault activations
  - Patch automatically



# Theoretically

- This should be a simple model checking problem...
  - Check if the program does something like the fault-detecting litmus test



- Very few tools handle weak memory models in the first place
- Those that do have hard-coded semantics
- An ideal tool would take the (flawed) semantics as input as well

# Theoretically

- This should be a simple model checking problem...
  - Check if the program does something like the fault-detecting litmus test



Very few tools handle weak memory models in the first place
 This is currently not feasible with off-the-shelf tools
 An ideal tool would take the (flawed) semantics as input as well







Will My Program Break on This Faulty Processor? @ EMSOFT'19

## **Fundamental Concepts**

#### Microarchitecturally Happens-Before Graph



Based on verification results of TriCheck





Based on M. Kokologiannakis et al: Effective stateless model checking for C/C++ concurrency. POPL 2017

ftsrg

#### **Overview of Main Ideas** (see paper for details)





#### **Overview of Main Ideas** (see paper for details)









# **Theoretical (Imaginary) Exact Solution**

#### In the paper, we proposed an exact solution

- Building on:
  - C. Trippel et al: *TriCheck*: Memory Model Verification at the Trisection of Software, Hardware, and ISA, ASPLOS 2017
  - M. Kokologiannakis et al: *Effective* stateless model checking for C/C++ concurrency. POPL 2017
- Idea:
  - Reduce to pattern matching on consistent execution graphs
  - Iteratively refine matches by considering the HW model
- Stated and proved:

# For every fault activating execution there is a correct execution that differs only in the incorrect memory operations.



# Lack of Solutions with Model Checkers

# Also attempted to implement with off-the-shelf model checkers

- Lack of support for weak memory models
   → Incomplete solution (weakly consistent executions are not explored)
- Even in the subset of sequentially consistent behaviors...
  - Pattern matching is **OK** 
    - (although not easy)
  - We do not know whether the fault still activates without considering the HW model
  - → Either **under-approximate** or **over-approximate**



We chose this to show actual problems

## Performance

How good are model checkers in **parametric pattern-matching** of **multi-threaded** behaviors on a state space?

- We created very simple test programs
- Parameterized by #threads, #shared variables, #litmus tests
- Method:
  - Generate finite state automata from litmus tests
  - Look for accepting runs on state space
- Tools:
  - **spin**: explicit model checker with partil order reduction
  - nuXmv: symbolic model checker based on SAT/SMT solvers

#### Performance

How good are model checkers in **parametric pattern-matching** of **multi-threaded** behaviors on a state space?



#### Performance

How good are model checkers in **parametric pattern-matching** of **multi-threaded** behaviors on a state space?





#### Conclusions

Problem	Will My Program Break on This Faulty Processor? – Focus: Memory Consistency Models
Use Cases	<b>Detection of Fault Activations</b> – Localization, patch generation
Formally	Compute Fault-Activating Execution Graphs of Program – Fault described by litmus test – Harware model used to analyze activation
Solutions?	No Off-the-Shelf Solutions – Proposed theoretical solution – Today's model checkers not yet capable



